Image from Google Jackets

Image from OpenLibrary

Normal view MARC view ISBD view

C-DAC & IIT-Madras technology workshop on optimizing performance of parallel programs on emerging multi-core processors & GPUs / Centre for Development of Advanced Computing

Material type: Text

Text

TextPublication details: Chennai: Centre for Development of Advanced Computing, 2009Subject(s):

Item type:

Reference

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 2 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Vol info	Status	Barcode
Reference	National Science Library	D 681.3.02(082.2) P9 (Browse shelf(Opens below))	Part 1, 2009	Not for loan	250815
Reference	National Science Library	D 681.3.02(082.2) P9.1 (Browse shelf(Opens below))	Part 2, 2009	Not for loan	250814

Browsing National Science Library shelves Close shelf browser (Hides shelf browser)

Previous			No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	D 681.3.02(082.2) M5 People and computers: Designing the interface	D 681.3.02(082.2) M6 People and computers: Designing for usability	D 681.3.02(082.2) P9 C-DAC & IIT-Madras technology workshop on optimizing performance of parallel programs on emerging multi-core processors & GPUs	D 681.3.02(082.2) P9.1 C-DAC & IIT-Madras technology workshop on optimizing performance of parallel programs on emerging multi-core processors & GPUs	D 681.3.06HTML N8 HTML 4.0: No experience required	D 681.3.06HTML N8 HTML 4.0: No experience required	D 681.3.06HTML N8;3 HTML 4.0: No experience required	Next

There are no comments on this title.

to post a comment.